


PRETSY: Precision Timed Reactive Processing

Embedded reactive real-time systems are ubiquitous today. They provide increasingly complex functionality, e.g. in modern avionics, automotive or medical products.

The PRETSY project investigates a novel, holistic approach for the design of timing-predictable and efficient reactive systems.

This rising complexity makes it important to apply high-level design approaches, yet they run the risk of leaving critical low-level aspects such as timing hard to control.

PRETSY encompasses both the modeling and programming levels, as well as the execution platform.



Predictable Control/Data Flow

- Synchronous Model of Computation
- Deterministic Clock-scheduled Execution

Predictable Instruction-level Timing

- Precision Timed Processing Architecture
- Worst-case Reaction Time

Holistic Model Based Design Flow and Tool Chain

- Synchronous Programming Language (SC Charts)
- Formal Semantical Basis
- Visual Design Capture (KIELER)

- Modular Compilation with Rich Interfaces
- Timing Analyzer and Clock Calculus
- Precision Timed (PRET) Architecture



Reinhard von Hanxleden
Real-Time and Embedded Systems
Kiel University

Alain Girault
INRIA Grenoble,
France

Gerald Lüttgen
Bamberg University,
Germany

Partha Roop
University of Auckland,
New Zealand

Edward Lee
UC Berkeley,
USA

Michael Mendler
Informatics Theory Group
Bamberg University



Marc Pouzet
ENS Paris,
France

Reinhard Wilhelm
Saarland University,
Germany

Zoran Salcic
University of Auckland,
New Zealand

Stephen Edwards
Columbia University,
USA