

HW/SW Co-Design for a Reactive Processor

Motivation

- One approach to deal with Esterel programs is to run them on a reactive processor like the *Kiel Esterel Processor (KEP)* [1]
- Drawback:** In KEP assembler code the computation of complex signal expressions has to be sequentialized into a series of instructions:
 - For example the “present (A and C) or (B and C) ...” statement in the EXAMPLE code is translated to the five KEP assembler instructions in lines 7-11.
- We present an approach to accelerate reactive processing via an external logic block. To provide easier validation, the transformation is done in two steps with an optional intermediate logic minimization step:
 - In the first step partitioning into SW and HW parts is done at the Esterel level
 - In the second step SW and HW synthesis is done

Approach

First step: Source Code Transformation

- Transformation of the Esterel source code into equivalent Esterel program consisting of three modules: A concurrent *software* and *hardware module* and a main module running them in parallel
- SW-Module
 - Copy of the original program
 - Complex signal expressions are replaced with auxiliary signals
- HW-Module (*logic block*)
 - Computes complex signal expressions in parallel threads
 - Every time a signal expression is TRUE, the auxiliary signal is emitted

Second step: HW/SW Synthesis

- SW-Module is compiled to KEP assembler code and then executed on the KEP
- HW-Module is compiled into a VHDL description of a combinational logic to be synthesized into the logic block
- KEP has to provide an interface to the logic block


Experiments

Test conditions

- Benchmark: TCINT from the EstBench suite [2]
- Comparison of code size and speed of the original code, the partitioned program (pure SW implementation) and the co-design
- Microblaze code generated by the Esterel V5 and V7 compilers and the Columbia Esterel Compiler (CEC) [3]

Results

- KEP code is always more compact and faster than the fastest Microblaze code
- The maximum execution time of the co-design has reduced to less than the half of the pure SW solution



	Original program (SW)			Partitioned Program (SW)			HW+SW	
	MicroBlaze	V5	V7	KEP	MicroBlaze	V5	V7	KEP
Memory (in bytes)	14860	11376	15340	3527	17308	11416	17460	4471
Clock cycles	Average	3488	1797	2121	261	4248	1826	2971
	Maximum	3580	1878	2350	729	4336	1907	3311
	Empty input	3476	1807	2101	237	4267	1838	2956

Experimental results for the TCINT benchmark

[1] Xin Li and Reinhard von Hanxleden. Mapping Esterel onto a Multi-Threaded Embedded Processor. In Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'06), San Jose, CA, October 21-25, 2006
 [2] Estbench Esterel Benchmark Suite. <http://www1.cs.columbia.edu/~sedwards/software/estbench-1.0.tar.gz>. [3] S. Edwards. CEC: The Columbia Esterel Compiler. <http://www1.cs.columbia.edu/~sedwards/cec/>.