

A versatile demonstrator for distributed real-time systems: Using a model-railway in education

ERCIM / DECOS Workshop



Christian-Albrechts Universität Kiel
Faculty of Engineering
Dept. of Computer Science and Applied Mathematics
Real-Time Systems and Embedded Systems Group



Stephan Höhrmann
Hauke Fuhrmann
Steffen Prochnow
Reinhard von Hanxleden

The Model Railway Installation

Periphery

Hardware Periphery Controller

Controlling

Controlling: PC104-Computers

TTP Pownodes

Networking

Advanced Laboratory Course in University Education

Lessons Learned


The Model Railway Installation

- ▶ Idea came up 1995 at research group of Prof. Kluge
- ▶ Based on a mountain pass in Canada: Kicking Horse Pass
- ▶ Originally to demonstrate on the management of resources (using Petri-Nets)
- ▶ Has been developed over three generations yet
- ▶ Scale H0, actually
 - ▶ 127 meters of railtrack
 - ▶ up to 8 trains concurrently
 - ▶ 28 switch points, 56 semaphores, 80 reed-contacts
 - ▶ 24 lanterns


First Generation




Second Generation



Third Generation




Third Generation




Third Generation

- ▶ Repair of damaged railway parts
- ▶ Complete replacement of controllers
 - ▶ Hardware Controller Circuits
 - ▶ Cabling
 - ▶ Network Bus Systems
 - ▶ Software
- ▶ Development of a new, modular and upgradeable controller system
 - ▶ CAN, TTP and Ethernet
- ▶ Multiple Programming Paradigms Possible
 - ▶ Standard C/C++ development with comfortable API
 - ▶ Model-Based System Design

Track Layout




Simplified Track Scheme



Periphery: Motor Power

- ▶ Engines are driven by 12V DC
- ▶ Polarity controls direction, PWM controls speed
- ▶ Railway tracks are separated into distinct blocks




Periphery: Switch Points

- ▶ Switch points enable to switch between main and side tracks
- ▶ The guides are actuated electronically by solenoids
- ▶ Induces strong interfering fields!



Periphery: Crossing Switch Points



Periphery: Contacts

- ▶ Reed-Contacts embedded in the tracks detect magnets
- ▶ Small magnets attached to front and back of each train
- ▶ Task: Follow train positions, stopping at exact location
- ▶ Redundancy: Recognize direction of train



Periphery: Semaphores

- ▶ Visualizing system states, realistic impression
- ▶ Main semaphores (red/green), block semaphores (+yellow)
- ▶ Controlled independently by software




Periphery: Lights

- ▶ Lanterns mark prominent locations (stations)
- ▶ Simply for neat looking
- ▶ Might be used for debugging (indicate some internal state)




Periphery: Railroad Crossing

- ▶ Railroad crossing with gates, semaphores, bell and gate sensors
- ▶ Freely programmable




Periphery: Railroad Crossing

- ▶ Controlling by special interface circuits
- ▶ Generic interfaces allow connection of complex sensors and actuator



Hardware Peripheral Controller




Hardware Periphery Controller

- ▶ Interface circuits controls whole periphery of two blocks
- ▶ Connection to any bus systems possible
- ▶ Semaphores
 - ▶ 4 Outputs each for 3 LEDs (+ power supply)
- ▶ Contacts
 - ▶ 4 Inputs each for 2 Reed-Contacts (+ power supply)
 - ▶ complex filtering and evaluation, redundancy management
- ▶ Track Driver Units
 - ▶ 2 Outputs to the tracks, individual modes (off, fwd, rev, brake) and PWM, short-circuit safe
 - ▶ Integrated track occupied detector, measurement and controlling of engine speed


Hardware Periphery Controller

- ▶ Switch Point Drivers
 - ▶ 4 Outputs of switchable high power supply
 - ▶ Used for switch actuators, lights, gates, bell,...
 - ▶ External filters prevent influence of electrical interferences
- ▶ Serial Communication Interfaces
 - ▶ 4 Ports to connect up to 4 external computers
 - ▶ Controlling of circuit board by a serial protocol
 - ▶ Only one port active by a port choosing algorithm
 - ▶ 19200 Baud, 8N1, Fullduplex, Cycle-Time 10 ms max
- ▶ Error Protocol
 - ▶ EEPROM of Microcontroller saves faults of reed-contacts, short-circuits and other critical faults
- ▶ Integrated Display
 - ▶ 7-Segment-Display indicates state of the board

Controlling: Modular Concept




Controlling: PC104-Computer



Controlling: PC104-Computers

- ▶ CPU 80386, 40 MHz, 4 MB RAM, 32 MB Flash-Disc
- ▶ 4 serial interfaces, Ethernet, CAN-Controller
- ▶ Boots and operates completely via network (Kernel, Root, Home, Swap)
- ▶ Custom compiled Linux and cross compilation toolchain
- ▶ Daemon *railwayd* is a router between Ethernet/CAN and the serial interface


Controlling: TTP Powernodes




Controlling: TTP-Powernodes

- ▶ Motorola MPC555 with 40 MHz, PowerPC-Architecture with floating point unit
- ▶ 1 MB RAM, 4 MB Flash
- ▶ Time Triggered Architecture
- ▶ Programming either directly in C or model-based design
- ▶ Three serial interfaces by custom port-extender
- ▶ Employed in education with model-based system design already

Controlling: Crosslinking the Components




Controlling: Cabling



Controlling: 12 Volt Power-Supply



Controlling: TTP-Powernodes



Balance Sheet

- ▶ 50 weeks of work
- ▶ About 4000 working hours
- ▶ 15000 lines of code (Assembler and C)

Advanced Laboratory Course in University Education

- ▶ Time Frame: About 4 Months, 4 or 8 semester periods a week
- ▶ Students: 8 Students, forming teams of 2
- ▶ Background:
 - ▶ General knowledge about model-based system design
 - ▶ Detailed knowledge about statecharts semantics
 - ▶ No experience with Matlab/Simulink/Stateflow
 - ▶ Little experience with C programming
- ▶ Goal: Independent working in a bigger project
 - ▶ Application specification
 - ▶ Time planning (dividing work into 4 milestones)
 - ▶ Problem solving and team interaction
 - ▶ Documentation
 - ▶ Presentation (internal milestone and final public presentations)

Application



- ▶ Introduction to the tools
- ▶ Control the trains!
 - ▶ Definition of concrete task defined by students according to time frame themselves
 - ▶ Simulation prior to testing on real hardware was required



- ▶ One Group: Modular, clear simulation model of whole installation
- ▶ Other Groups: Controllers for the railway

Model-Based System Design: Matlab/Simulink/Stateflow


Graphical representations model system behaviour and can be executed in simulation.




Matlink (TTTech) to specify communication in Simulink

TTP-Matlink

TTP-Matlink Main Dialog



Communication Model for the Railway Application



Lessons Learned

What did we learn from the project?
Concerning...

- ▶ ... the application
- ▶ ... the students
- ▶ ... the tools

Motivation

- ▶ Motivation of students very high.
- ▶ Presence of physical demonstrator increased motivation.
- ▶ Spent much more time (ca. double) than scheduled.

Time Planning

- ▶ Time plannings were too optimistic.
- ▶ All groups massively underestimated efforts for the individual tasks.
- ▶ Hardly able to finish tasks in time.
- ▶ Time efforts more than doubled.
- ▶ Some goals of milestones postponed or completely removed.


Preparation

- ▶ Pressure of time lead to more unstructured process.
- ▶ Quick-and-dirty preferred to “time consuming” preparations.
- ▶ Preferred trial-and-error over tutorial usage and manual studies.
- ▶ Preferred debugging on real hardware to usage of simulation.


Application

- ▶ Closed loop controllers
- ▶ Simulation of railway
- ▶ Reactive Controllers
- ▶ Train management (Safety, Deadlock avoidance, Fairness)
- ▶ Graph algorithms
- ▶ Find shortest path

Data Flow



Statecharts



?


Simulation

- ▶ Building Simulation Model very effort prone
- ▶ Development of controller without simulation hopeless
- ▶ Debugging of controller with simulation is comfortable
- ▶ Porting of controller from simulation to real hardware worked seamlessly
- ▶ Simulation for this scale of application mandatory


Experience at Modeling

- ▶ Models are easy to read but hard to write!
- ▶ Good modeling differs from good programming in textual languages
- ▶ Common design patterns are hardly applicable
- ▶ Quick-and-dirty preferred to “beautiful” models
- ▶ Abusing of mechanisms makes reading of models harder
- ▶ examples...


Well structured Statechart





kicking_horse_clockwise




A tangled mess of wiring









Very well readable simulation model




Long connections, many inputs and outputs



Abusing the goto and from mechanism



Abusing the *embedded Matlab function* mechanism




The diagram shows a Simulink block named "eM" with the function signature "f(currentBlock, trainNr)". A callout box labeled "Train1" contains the code "entry.speed_soll=30;". A "railway" block is connected to the "eM" block, with a blue dot indicating the connection point.

```
Train1
entry.speed_soll=30;
```

railway

eM
f(currentBlock, trainNr)




The screenshot shows the Embedded MATLAB Editor window titled "Embedded MATLAB Editor - Stateflow (Embedded MATLAB) simulation_bahn6/Subsystem_Controller2/Controll...". The code in the editor is as follows:

```
1 function f(currentBlock, trainNr)
2
3 leave = 3;
4
5 % Initialisierung der Variablen nextBlock
6 % und nextnextBlock für den nächsten und
7 % den übernächsten Block, wobei -1 dafür steht,
8 % dass es diesen Block im Weg nicht mehr gibt,
9 % da bereits das Ende des Weges erreicht wurde.
10 if trainNr==1
11     if wait1==0
12         if length(Weg1)==(WegIndex1+1)
13             nextBlock=-1
14             nextnextBlock=-1
15             leave=1
16         else
17             nextBlock=Weg1(WegIndex1+2)
18             if length(Weg1) == (WegIndex1+2)
19                 nextnextBlock=-1
20                 leave=2
21             else
22                 nextnextBlock=Weg1(WegIndex1+3)
23             end;
24         end;
25     else return;
26     end;
27 else
28     if wait2==0
```

Interaction with tools


- ▶ Toolchains can comprise many hierarchy levels
- ▶ e. g. modeling, transforming, scheduling, code generation, building, deployment
- ▶ Most time consuming problems: Origin of error messages are not clear to the developer → effort prone debugging necessary
- ▶ Lower level error messages cannot be mapped to the higher levels

Overview: The build process of Matlink



- ▶ Matlink model is “terrain” of the developer
- ▶ Building process generates functional code and middleware
- ▶ Middleware requires scheduling with two external tools
- ▶ Simulink Code Generator is used with an “invisible” intermediate Simulink model

Problems at error propagation



- ▶ Simulink error messages address Intermediate Simulink Model
- ▶ Error at task schedules but communication schedule is too tight
- ▶ Scheduler messages hardly relate to Matlink objects
- ▶ C “parse error near ;” due to wrong option in Matlink model

Perfect Process

- ▶ Developer can stay at the topmost hierarchy level
- ▶ Requirement: Good communication between levels
- ▶ Consistent error propagation from lower levels to each next higher level
- ▶ Requirement: Consistent mapping of objects in different toolchain levels

Summary

- ▶ Versatile Demonstrator
 - ▶ Multiple Bus Systems
 - ▶ Multiple Programming Paradigms
- ▶ Scale of Model-Railway yields to challenging application
- ▶ Model-Based System Design employed
 - ▶ Graphically presents Functionality
 - ▶ Simulation possible \Rightarrow Enables Debugging
 - ▶ Easy to read but hard to write
 - ▶ Unclear error messages from tools
 - ▶ Uncommon Design Patterns
 - ▶ Difficult to right “beautiful” models

Thank you!

