Christian Schneider

Introduction

SCADE

Christian-Albrechts Universität Kiel Department of Computer Science Real-Time Systems and Embedded Systems Group

30 November 2011

Synchronous Languages

Introduction SCADE

Model railway

Last compiled: December 6, 2011, 17:32 hrs



CAU

SCADE / Model Railway

WS 2011, Lecture 5a

Philosophy of Dataflow Languages

- Drastically different way of looking at computation
- ► Von Neumann imperative language style: program counter is king
- Dataflow language: movement of data the priority

Synchronous Languages

Processes communicating through FIFO buffers

Scheduling responsibility of the system, not the programmer

Thanks to Stephen Edwards

Dataflow Language Model

CAU

(http://www1.cs.columbia.edu/~sedwards/) for providing material for this lecture

Slide 1

Introduction Dataflow Com Model railway Applications Summary

Dataflow Language Model

WS 2011, Lecture 5a

Overview

Introduction

Dataflow Language Model Dataflow Communiction Applications

SCADE

Basics SCADE Language

Model railway

Overview Hardware Network

Summary

Slide 3

Dataflow Languages

Dataflow Languages

Introduction SCADE Model railway Summary

Every process runs simultaneously

- Processes can be described with imperative code
- ► Compute ... compute ... receive ... compute ... transmit
- Processes can only communicate through buffers

- Once proposed for general-purpose programming
- Fundamentally concurrent: should map more easily to parallel hardware
- A few lunatics built general-purpose dataflow computers based on this idea
- Largely a failure: memory spaces anathema to the dataflow formalism


C A U Synchronous Languages	WS 2011, Lecture 5a	Slide 5	C A U	Synchronous Languages	WS 2011, Lecture 5a	Slide 7
Introduction SCADE Model railway Summary	Dataflow Language Model Dataflow Communiction Applications			Introduction SCADE Model railway Summary	Dataflow Language Model Dataflow Communiction Applications	

Dataflow Communication

- Communication is *only* through buffers
- ► Buffers usually treated as unbounded for flexibility
- Sequence of tokens read guaranteed to be the same as the sequence of tokens written
- Destructive read: reading a value from a buffer removes the value
- Much more predictable than shared memory

Applications of Dataflow

- Not a good fit for, say, a word processor
- Good for signal-processing applications
- Anything that deals with a continuous stream of data
- Becomes easy to parallelize
- Buffers typically used for signal processing applications anyway




- ▶ The language ...
 - is a graphical dataflow language (with textual backend)
 - adheres to the Hypothesis of Synchrony
 - contains built-ins for sequential behavior (state machines)
 - provides a type system
- The tool . . .
 - provides code generation + simulation
 - generated code is approved for use in safety critical systems
 - can be connected to external tools (simulation stimuli, simulation data visualization, ...)
 - equipped with further components (verification, UI modeling)

- A graphical successor of the dataflow language Lustre[2]
- Assignments on memories are understood as equations
 - each memory value must be determined in every computation cycle explicitly
 - each value computation must be realizable by a finite amount of atomic operations (*no unbound loops!*)
 - multiple assignments to a memory in a cycle are rejected at compile time.
 - more on that later on in a dedicated lecture on dataflow
- Provides a bunch of basic operators (arithmetic, clocking, data structuring)



The SCADE language



Implementation of the linear trapezoidal integration in the SCADE standard library.

The SCADE language – Compound operators (cont'd)

Compound operators may ...

- define their interfaces (inputs, outputs, generic constants).
- maintain local variables & signals (act as wires no memory).
- instantiate other compound & basic operators.
 - Recursive calls are strictly prohibited.
- accommodate State Machines
 - States can be understood as compound operators, as well.
 - ▶ may contain State Machines again ⇒ Hierarchy.
 - State Machine dialect is close to André's SyncCharts[1]

CAU	Synchronous Languages	WS 2011, Lecture 5a	Slide 13	CIAU	Synchronous Languages	WS 2011, Lecture 5a	Slide 15
	Introduction SCADE	Basics			Charles	NA shi sa	


The SCADE language – Compound operators

Model railway

• Enable structuring + reuse of particular specifications


SCADE Language


- ► Can be specified...
 - graphically the typical way
 - textually (in form of SCADE's textual backend)
 - by means of host code functions





The SCADE language – State Machines





Implementation of the model railway switch controller.

Introduction	
SCADE	Basics
Model railway	SCADE Language
Summary	

The SCADE language – Further constructs 1/6


The SCADE language – Further constructs 3/6

- ► SCADE supports (nested) structs & arrays
- Provides dedicated access/composition/manipulation operators

- ► SCADE supports (nested) structs & arrays
- Provides dedicated access/composition/manipulation operators
- ► Iterator functions: map, mapi, fold, foldi, ...


C A U	Synchronous Languages	WS 2011, Lecture 5a	Slide 17	C A U	Synchronous Languages	WS 2011, Lecture 5a	Slide 19
	Introduction SCADE	Basics			Introduction SCADE	Basics	
	Model railway Summary	SCADE Language			Model railway Summary	SCADE Language	

The SCADE language – Further constructs 2/6



Taken from SCADE Suite reference card: http://www.esterel-technologies.com/products/scade-suite/modeler

The SCADE language – Further constructs 4/6



Taken from SCADE Suite website: http://www.esterel-technologies.com/products/scade-suite/modeler

The SCADE language – Further constructs 5/6

Introduction SCADE

Model railway

Basics

SCADE Language

- SCADE supports (nested) structs & arrays
- Provides dedicated access/composition/manipulation operators
- ▶ Iterator functions: map, mapi, fold, foldi, ...
- Conditional execution: computation of an operator may be restricted by a guard (initial output values are mandatory)

To Go Further

Charles André.

SyncCharts: A visual representation of reactive behaviors. Technical Report RR 95–52, rev. RR 96–56, I3S, Sophia-Antipolis, France, Rev. April 1996.

Nicolas Halbwachs, Paul Caspi, Pascal Raymond, and Daniel Pilaud.

The synchronous data-flow programming language LUSTRE. *Proceedings of the IEEE*, 79(9):1305–1320, September 1991.


► Esterel Technologies

SCADE Reference card
http://www.esterel-technologies.com/files/
data-sheets/SCADE-Reference-card.pdf

C A U	Synchronous Languages	WS 2011, Lecture 5a	Slide 21	C AU	Synchronous Languages	WS 2011, Lecture 5a	Slide 23
	Introduction SCADE Model railway	Basics SCADE Language			Introduction SCADE Model railway	Overview Hardware	

The SCADE language – Further constructs 6/6

Summar



Taken from SCADE Suite reference card: http://www.esterel-technologies.com/products/scade-suite/modeler

The model railway installation



- inspired by a mountain pass in Canada
- has been re-engineered twice
- scale is H0, currently
 - ▶ 127 meter lanes (48 blocks)
 - 11 trains
 - ▶ 28 switches, 56, signals, 80 contacts
 - ▶ 24 lights, ...

This part of the lecture is based on Stephan Höhrmann's colloquium talk in context of his diploma thesis.

Model railway

c	AU	Synchronous Languages	WS 2011, Lecture 5a	Slide 25		C AU
			Overview Hardware			

Network

Introduction Overview

Synchronous Languages

Introduction SCADE

Model railway

Second generation

Overview

Hardware

Network


SCADE Model railway Summary	Hardware Network

WS 2011, Lecture 5a

Slide 27


First generation





Introduction SCADE	Overview	
Model railway	Hardware Network	

Simplified scheme




Third generation



	CAU	Synchronous Languages	WS 2011, Lecture 5a	Slide 29	CAU	Synchronous Languages	WS 2011, Lecture 5a	Slide 31
_		Introduction			 	Introduction		
		Introduction SCADE	Overview Hardware Network			Introduction SCADE	Overview Hardware Network	
		Model railway	Network			Model railway	Network	

Second generation



Hardware: Powering

- engines are driven with 12 volt direct current
- direction is according to polarity, speed is determined by PWM
- \Rightarrow track must be separated in blocks



WS 2011, Lecture 5a



Hardware: Switches

- enable change from main to branch and vice versa
- driven by electromechanical device \Rightarrow heavy noise



Hardware: Contacts

recognition of train passages by means or reed contacts

Introduction SCADE

Model railway


- ▶ task: maintaining train positions, stopping in time/place
- \blacktriangleright installed with redundancy \Rightarrow direction observation possible

Hardware



C A U Synchronous Languages	WS 2011, Lecture 5a	Slide 33	C AU	Synchronous Languages	WS 2011, Lecture 5a	Slide 35
Introduction SCADE Model raiway Summary	Overview Hardware Network			Introduction SCADE Model railway Summary	Overview Hardware Network	

Centerpieces



Hardware: Signals

- main signals (red/green) und block signals (+yellow)
- reality, visualizing of the system state
- \blacktriangleright independent \Rightarrow are to be controlled by the software





Model railway

Hardware: Power device

SCADE

Hardware

Slide 39

Slide 40

Hardware: Lights

- decoration, highlighting of prominent parts
- can be used for debugging purposes



CAU	Synchronous Languages	WS 2011, Lecture 5a	Slide 37	CAU	Synchronous Languages	WS 2011, Lecture 5a	
	Introduction SCADE	Overview			Introduction SCADE	Overview	
	Model railway	Hardware Network			Model railway	Hardware Network	
	Summary	Network			Summary	Network	

Hardware: Railroad crossing

- barriers, lights, bell, and sensors
- independent \Rightarrow are to be controlled by the software, as well



Hardware: Power device

- drives parts of the periphery, boards can be connected to arbitrary bus systems
- signals
 - 4 outputs each driving 3 LEDs
- contacts
 - ► 4 inputs each observing a pair of reed contacts
 - complex filtering + examination, redundancy management
- track driver
 - ▶ 2 short circuit protected outputs supporting forward, backward, brake, and speed regulation by means of PWM
 - integrated occupancy detection, continuous speed control



► 4 outputs driven by by a separate power source

firmware chooses active port, at most 1 active at once
19200 Baud, 8N1, full duplex, cycle of at most 10 ms

▶ EEPROM backups failures of reed contacts, short curcuits, ...

may drive switches, lights, bell, ...robust wtr. to heavy disturbance

► 4 port for connecting with computers

► 7 segment display exhibits internal state

UART-based protocol

Hardware: Power device


switches

Serial ports

failures


display

Connectivity: PC104 computers



CIAU	Synchronous Languages	WS 2011, Lecture 5a	Slide 41	C A U	Synchronous Languages	WS 2011, Lecture 5a	Slide 43
	Introduction SCADE Model railway	Overview Hardware Network			Introduction SCADE Model railway	Overview Hardware Network	

Connectivity: Modular concept




Connectivity: TTP Powernodes



Synchronous Languages

Introduction	Overview
SCADE	Hardware
Model railway	Network

Connectivity: Networking




Connectivity: TTP



CAU	Synchronous Languages	WS 2011, Lecture 5a	Slide 45	CAU	Synchronous Languages	WS 2011, Lecture 5a	Slide 47	
	Introduction SCADE Model railway	Overview Hardware Network			Introduction SCADE Model railway			
	Summary				Summary			

Connectivity: Wiring/Ethernet



Summary

- introduction into the dataflow programming paradigm
- "crash course" on the SCADE language
- presentation of our model railway demonstrator

Slide 48