Reactive Parallel Processing for Synchronous Dataflow

Claus Traulsen and Reinhard von Hanxleden
Real-Time and Embedded Systems Group
Department of Computer Science
Christian-Albrechts-Universität zu Kiel
Olshausenstr. 40, D-24118 Kiel, Germany
{ctr, rvh}@informatik.uni-kiel.de

ABSTRACT
The control flow of common processors does not match the specific needs of reactive systems. Key issues for these systems are preemption and concurrency, combined with timing predictability. To model reactive systems, synchronous programming languages are well-suited, which can be either synthesized to hardware or compiled to C and run on a normal processor. Both of these approaches have significant drawbacks: the generation of hardware is inflexible, the timing analysis of the generated C code is complicated.

We propose a special parallel processor, designed to execute programs written in the synchronous dataflow language Lustre, or its graphical variant Scade. This approach achieves an efficient but still predictable execution. We introduce the processor as well as compiler from Lustre and Scade. To validate our approach, we compare a prototype of the processor, running on an FPGA, with a MicroBlaze processor that executes C code generated from Lustre programs.

Keywords
Reactive processors, parallel execution, synchronous languages, synchronous dataflow, Lustre, Scade

1. INTRODUCTION
Reactive systems are control systems that have to react continuously to inputs at a rate that is determined by their physical environment. The control-flow of such systems differs from that of standard computer systems: the systems are inherently concurrent, since they have to deal with a physical environment that itself is concurrent. The control can often be in different modes, hence parts of the systems have to be suspended or aborted. Since these systems are often highly safety-critical, the behavior of the controller should always be deterministic. This is not only true for the functional behavior, but for the timing as well. To match these needs, synchronous languages, such as Esterel [16], Lustre [9], and Signal [6] were introduced. The execution of these languages is divided into discrete ticks. While Esterel is an imperative, control-oriented language, Lustre and Signal are dataflow languages. Since the design of reactive systems is often done by engineers who have a background in control theory, rather than in computer-science, a dataflow formalism is a good means to describe these systems.

Predictable/Reactive Processors
For processor design, the usual approach is to “make the common case fast.” However, this is not true for reactive systems, where we must react in time under all circumstances. Here we need the worst case to be fast and we must be able to statically determine the Worst Case Reaction Time (WCRT), or at least a tight upper bound for it. Recently, there have been multiple approaches to build a processor that allows tight timing analysis, such as the PReT [14]. Here, the goal is to design a general purpose processor with timing analysis in mind, while still allowing the execution of arbitrary C code. Another approach are the so called reactive processors, which are designed to execute programs written in synchronous languages. The Kiel Esterel Processor (KEP) [12,13], the EMPEROR [22] and the STARPro [23] are reactive processors that can directly execute Esterel programs. While this limits the class of executable programs, it greatly simplifies both processor design and timing analysis. Reactive processors can be seen as an Application Specific Instruction-set Processor (ASIP), or since they are not designed for a specific application but for the whole application area, namely reactive systems, as an Application Area Specific Instruction-set Processor (AASIP). To analyze the WCRT for the execution on reactive processors is much simpler than for standard processors [3,15], because they optimize, like synchronous languages, for the worst case.

Developing robust and correct software for reactive systems is not trivial. One of the problems is to ensure that the actual implementation performs the same way as the high-level model, on which formal verification can be performed. While there exist certified compilers for Esterel and Scade, this only ensures that the compilers were developed with a specified, robust methodology, but it does not ensure that they are actually correct, i.e., always produce code that behaves the same way as the model. In particular, when the models are translated into a subset of C, as it is done for Esterel and Scade, it is hard to ensure the
correctness of the compilation. Here reactive processors can help by giving a simple instruction set architecture that is specially designed to support the modeling language. This makes the compilation process easier and should allow for a provably correct compiler. Of course this also implies that the processor itself must be proven to be correct, but this seems to be a simpler task than proving the correctness of software for general-purpose processors. Another benefit is the increased traceability. The compilation of synchronous programs to traditional instruction sets makes it hard to determine which statement in the source program led to which assembler instruction. In contrast, the instruction set of a reactive processor allows for a direct mapping between the assembler and the source model: low-level debugging can be performed on the high-level model.

One of the advantages of synchronous programs is their deterministic behavior, which is independent from the scheduling. This is also true in complex situations, e.g., multiple interrupts, without relying on the precise timing as common processors. Reactive processors enforce determinism in two ways. First, like synchronous languages, they sample their inputs so that all input values are unique in one tick. Second, events occur either simultaneously, or they are separated by at least one tick. Reactive processors avoid race conditions, either by mapping concurrent threads to hardware threads with clearly defined switch points, or by implementing concurrency directly, but enforcing the uniqueness of all values within a tick. To achieve this, the compiler or the processor itself has to ensure that all writes to a specific value are performed before the value is read.

Contributions, Outline

In this paper, we propose a special processor, the Kiel Lustre Processor (KLP) designed for efficient and predictable execution of synchronous data-flow programs. Its key ideas are to use the implicit concurrency in Lustre programs to execute independent equations in parallel and to support Lustre clocks directly, in order to detect which parts of a program need to be executed in one tick. For the scheduling, we evaluate two different approaches, a dynamic scheduling, based on the run-time dependencies, and a priority based scheduling, with statically determined priorities. We also present a compiler from Lustre and Scade, which maps Lustre equations to hardware registers and computes priorities based on the data dependencies. The compiler from Scade also handles automata.

In the next section, we will give an overview on related work. Section 3 introduces the source languages Lustre and Scade. In Section 4 we explain the architecture of the KLP. Section 5 details the compilation process for the KLP. We show experimental results in Section 6 before concluding in Section 7.

2. RELATED WORK

The KEP [12,13] is a reactive processor with an ISA that is closely related to Esterel. It supports concurrency by hardware threads with a priority-based scheduling. Preemption is implemented by hardware watchers, which will sense the code ranges and suspend or abort the execution when their trigger signal is present. In contrast to the KLP, it has only one point of control.

The PRET-C [1] extends C by constructs for deterministic concurrency and preemption and it also defines a small processor extension to perform the scheduling. This approach allows precise timing analysis [17]. In contrast to concurrency in synchronous languages, the scheduling is not based on the data dependencies, but on the syntactical order. Also preemption can only be triggered by values from the previous tick. A similar approach is taken by SyncCharts in C [21], an extension of C to directly express synchronous Statecharts. The additional instructions are inspired by the KEP and implemented as C macros. Concurrency is expressed by threads with priorities. To implement preemption, explicit checks for preemption triggers are inserted at all points in the code where control can resume or end in a tick.

Dataflow processors, like the Manchester Machine [7], allow the parallel execution of programs on multiple function units. Here, available data will trigger the execution of instructions that depend on it. This aims for simple parallel execution to reduce the average execution time. Compared to this, our parallelism is more coarse grained, since only data that have reached their final value for the current tick can trigger further executions.

3. LUSTRE AND SCADE

3.1 Lustre

Lustre [8,9] is a synchronous dataflow language. A Lustre program can be seen as a synchronous circuit that not only holds boolean values combined by and/or gates, but also integer values combined by arithmetical operations. Lustre programs are constructed from nodes. A node consists of a set of inputs and outputs and a set of concurrent equations, which are executed synchronously.

Lustre programs operate on infinite streams of data. Clocks define whether a value shall be computed in a tick. In the notion of Lustre, a clock is simply a boolean stream. Lustre defines the following clock operators, which allow to access different values in the stream.

\[ e_1 \rightarrow e_2 \text{ Init: The result is the value of } e_1 \text{ in the first tick, } \]
\[ \text{and the value of } e_2 \text{ in all following ticks. The first value of } e_2 \text{ is ignored.} \]
\[ \text{pre } e: \text{ This gives the value of the expression } e \text{ in the previous tick. In the first tick that } \text{pre } \text{ is executed, this value is undefined (nil). In a correct Lustre program, this value} \]

\[ \text{is undefined (nil). In a correct Lustre program, this value} \]

\[ \text{available at } \text{www.informatik.uni-kiel.de/rtsys/kep} \]
The input filter applies a filter, which takes the average of the previous I value of X. The local signal on is toggled by each rising edge of X, and summation only takes place when on is true. Applying the filter to I and checking whether the integration shall take place at all can be done in parallel, since there are no data dependencies.

A correct Lustre program must not contain cyclic data dependencies. This ensures that the semantically synchronous execution of equations can be translated into a sequential ordering that respects the data dependencies. Furthermore, the program must be clock consistent, i.e., when two streams are combined, they must have the same clock.

Lustre programs can be synthesized to hardware or compiled into C code. The original compilation translates the program into finite automata. The current Lustre compiler first checks for clock consistency and implements the clock operators by conditionals. More recent approaches use the clock structure to minimize the generated code.

### 4. Architecture

The architecture of the KLP (Fig. [2]) is designed to directly express the dataflow nature of Lustre programs. Since in Lustre computations are only ordered by their data dependencies, Lustre programs tend to have a high degree of concurrency. The KLP uses this logical concurrency to achieve parallel execution, using two mechanisms. 1) The KLP contains multiple processing units, so that independent computations can be performed truly in parallel. The mapping of instructions to the processing units is done by a hardware scheduler, which either analyses the dependencies at run-time or uses statically set priorities, which are computed by the compiler. 2) The KLP directly implements Lustre clocks, computations that shall not be executed in the current tick are marked as finished without any overhead. In contrast to a multi-core approach, all processing units access the same data; the scheduling ensures that no data conflicts occur.

The external interface consists of the following inputs: a Tick signal which triggers the execution of a global tick, a set of integer inputs I, and instructions coming from the instruction ROM. The outputs are the Done signal, to indicate that a tick has finished, a set of integer outputs O, and program counter values PC to request instructions from the ROM. The Exec output is used to generate execution traces.

#### 4.1 Building blocks

The KLP consists of three building blocks. The register
file (Regs) stores all runtime information. For each equation this is: the current value, the previous value, the address of the next instructions to compute this register, the register id, which holds the clock of the expression, and a Done-flag to indicate whether the execution has terminated for the current tick. Additionally, each register has some basic control logic to detect whether it is done, because the register that holds its clock is done and its value is zero. The register file contains tick. Additionally, each register has some basic control logic to detect whether it is done, because the register that holds its clock is done and its value is zero. The register file also contains some control logic: whenever the input Tick is set to true, it reads all inputs, overwrites the previous value with the current value for all registers, and resets the Done-flages of all active registers, i.e., registers with a program counter different to zero. Whenever a register has a Done-flag set to false, it sends this information to the scheduler. From the scheduler it receives the information which registers shall be executed. Now it reads the instruction for this register from the instruction ROM, sends the instruction to the processing unit, and waits for the results. When all registers are done, it signals this to the environment via the Done output and writes the output values. When the TICK input is set for the first time, the boot process is started by setting register 0 to ready. This triggers the execution of instruction 0, where the code to initialize the other registers is expected.

The processing units (Proc) are responsible for executing the instruction. Each processing unit consists of a dispatcher for the opcodes and an ALU. It gets an instruction and a register id from the register file. It queries the register file for additional register values, if this is necessary to execute the instruction, and writes back the result: a new value, program counter or clock, or the signal to set the Done-flag.

The scheduler (Sched) maps ready registers at each tick to free processing units, based on the Done-flages and the priorities of the registers. So far, the scheduler takes the first available registers. Therefore, the actual scheduling and also the utilization are affected by the ordering of the equations: the compiler should order the equations according to the number of dependencies.

To decide which registers are ready and hence which parts of the program can be executed in parallel is crucial for the efficient execution of Lustre programs on the KLP. The KLP implements two alternative ways to achieve this: dynamic scheduling and priority based scheduling.

**Dynamic Scheduling**

For the dynamic scheduling, each register detects itself whether it is ready to execute, based on the next instruction and the Done-flag of all other registers. It determines the data dependencies for its next instruction and looks up the Done-flages of its arguments. This is similar to traditional out-of-order execution, with all active registers in the event queue, but due to the fixed steps in Lustre, solving data dependencies is much simpler. For each register we know precisely whether the computation of its value has finished for the current tick. On the other hand, this will always check all ready registers, as the instructions in a Lustre are not ordered; therefore it will utilize the maximal degree of parallelism in each instruction cycle. Since we require the dependency graph to be acyclic, at least one register is ready whenever there exists a register that is not done.

**Priority Based Scheduling**

For the priority based scheduling, each register has an additional priority. Two registers may be executed in parallel when they have the same priority. The priorities are computed by the compiler, based on the syntactic dependencies. While this approach may miss potential parallel execution, it needs less control hardware. Another benefit is that it allows non-local dependencies, i.e., dependencies that are not completely determined by the next instruction. Such dependencies are introduced by Scade automata (see Section 5.3), where each outgoing transition adds a dependency to each computation inside a state.

In the example from Fig. 1a, the compiler assigns the highest priority to the equations that compute Fl and Edge, the next priority are assigned to on, while O gets the lowest priority. This is reflected in the generated KLP assembler in Fig. 3 by setting priorities 1, 2, and 3, respectively. Note that the lowest number indicates the highest priority.

### 4.2 Instruction Set

Beside the usual arithmetical and logical instructions, the KLP contains SETCLK and SETPC instructions to initialize a register by setting the clock and the program counter, respectively. The INPUT and OUTPUT instructions map the register to global inputs and outputs.

The DONE instruction marks the current register as fin-

---

**Table 1: Overview of KLP instructions. Registers (reg), immediate values (val), clocks (clock), IO identifier (id) and priorities (p) are 1 Byte long, program counter (pc) 2 Bytes.**

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Remark</th>
</tr>
</thead>
<tbody>
<tr>
<td>SETCLK reg, clock</td>
<td>set clock for a register</td>
</tr>
<tr>
<td>SETPC reg, pc</td>
<td>set program counter for a register</td>
</tr>
<tr>
<td>INPUT id, reg</td>
<td>map register to input id</td>
</tr>
<tr>
<td>OUTPUT id, reg</td>
<td>map register to output id</td>
</tr>
<tr>
<td>LOCAL reg</td>
<td>mark register as local</td>
</tr>
<tr>
<td>DONE pc</td>
<td>set done flag and pc for next tick</td>
</tr>
<tr>
<td>PRIO reg, p</td>
<td>set priority for register reg to p</td>
</tr>
<tr>
<td>ADD regA, regB, regC</td>
<td>regA ← regA + regB</td>
</tr>
<tr>
<td>AND regA, regB, regC</td>
<td>regA ← regA AND regB</td>
</tr>
<tr>
<td>LT regA, regB, regC</td>
<td>regA ← regA &lt; regB</td>
</tr>
<tr>
<td>JMP pc, reg</td>
<td>unconditional jump</td>
</tr>
<tr>
<td>JT pc, reg</td>
<td>jump when true</td>
</tr>
<tr>
<td>RRMOV regA, regB</td>
<td>reg to reg move: regA ← regB</td>
</tr>
<tr>
<td>IRMOV regA, val</td>
<td>immediate reg move: regA ← val</td>
</tr>
</tbody>
</table>

---

**Figure 2: Overview of the KLP**
ished for the current tick and sets the program counter for the next tick. It is similar to the \texttt{pause} in SyncCharts in C \cite{21} and the \texttt{gotopause} instruction in Esterel+GOTO \cite{20}. An overview of the instructions is shown in Table \ref{tab:1}.

The instruction set of the KLP is regular: each instruction has 32 bits, where the first byte contains the opcode. Furthermore, the first 4 bits of the opcode encode the data information of the global state from some master branch, which is for example done by the Emperor \cite{22}. The third information that contains a \texttt{when} statement. In Line 15 its priority is set to 3, this is the lowest priority, because \texttt{O} depends on all other processes. Line 14 sets the program counter to Line 32, which initializes the flow with value zero in the first tick, before the program counter the next tick is set to Line 34 by the \texttt{DONE} instruction in Line 33. The actual computation \texttt{O+FI} is performed in Line 34. This code is repeated in every tick by the \texttt{DONE} instruction in Line 35.

Because the computation of \texttt{FI} and \texttt{Edge} can be performed in parallel, both registers get the same priority (1) in Line 5 and 8, respectively.

\subsection{Compiling Scade}

As mentioned before, Scade can be compiled into dataflow equations similar to Lustre, which then can be mapped to clocked equations. We propose a direct compilation. Three different approaches exist for the parallel execution of hierarchical automata: the first is to replicate necessary control as it is done by the distributed execution of Lustre programs \cite{5}. Of course, this implies that the same code is executed multiple times. Another possibility is to insert instructions into each parallel branch that explicitly request information of the global state from some master branch, which is for example done by the Emperor \cite{22}. The third possibility is to let the master branch execute the control parts, and only distribute the data-parts that can be easily parallelized. This is the approach we take. For each automaton or macrostate we create one control thread, which runs
Figure 5: Handling of Scade automata on the KLP

(a) A simple Scade automaton

(b) Derived KLP assembler

when a state is entered and left in the same tick is if it is activated by a strong abortion and left by a weak abortion. If a weak abortion is taken, we execute a DONE statement to stop the controller for this tick. For the strong abortion, we still have to check the weak abortions of the target state.

The KLP-assembler for this program (Fig. 5b) consists of the following parts. We assign one register to the control of the complete automaton. (For more complex programs, we need one automaton per hierarchy.) This control part runs with higher priority than the contained equations. In Line 8 the code to check for the execution of state A starts. First, we check whether the trigger X of the strong abortion is true, in this case, we jump directly to A_{2-B}, which sets the program counter of c and O according to state B. Otherwise, we set the priority to 3, which indicates lower priority than the equations for c and O, which are now executed. Then we raise the priority of the controller back to 1. Thereafter, we check for the weak abortions by comparing c to 0.

The translation from Scade automata to KLP assembler is similar to the translation of SSMs to KEP assembler [19]. The main difference is that the KEP has a single point of control. Therefore, a solution with watchers, which monitor the unique program counter and reset it when a transition occurs, is feasible. There a state is implicitly declared active, when the program-counter is currently inside the scope of the state, while in our approach a state is active when the state, while in our approach a state is active when the program-counter of the controller is in the corresponding handler.

6. EXPERIMENTAL RESULTS

The KLP is developed in Esterel v7 with Esterel-Studio, from which a software emulation in C and a hardware description in VHDL is generated. For evaluation purposes, we extend it by a test-driver that can communicate via a simple protocol to set inputs, read outputs, load programs, and get information on the current execution, such as the execution trace or the reaction time. The test-driver communicates either via the serial port, when run on an FPGA, or via TCP/IP for the software emulation. To validate our approach, we compare the generated outputs to the results of the Lustre v4 compiler. We use the tool lurette [11] to generate random traces for our benchmarks, which are then executed on the KLP. The generated outputs are compared to the outputs, when the traces are run on the benchmarks compiled with the Lustre v4 compiler.

Fig. 6 shows the number of slices and the minimal instruction cycle when it is synthesized for a Virtex 4 FPGA, depending on the number of registers and processing units for the dynamic scheduling (dynamic) and the priority based
scheduling (prio). The scalability per register of the priority based approach is slightly better, both with regard to the usage of slices and the minimal delay. When adding more processing units, the usage of slices is about equal for both approaches. The priority based approach is slower in this case, because the scheduling is more involved. This also explains why the minimal delay is doubled when going from one processing unit to two. As to be expected, adding additional processing units scales better than adding registers.

We measure the reaction times for a set of benchmarks when running on a MicroBlaze core with 100 MHz and compared it to the runtime on the KLP, with 1 or 4 processing units. We synthesized the KLP to get the maximal possible frequency and used the software emulation to measure the number of instruction cycles that are needed to compute one reaction. Fig. 7 shows the measured worst case reaction times. The KLP performs better than the code compiled by the Lustre v4 compiler. It performs about equal to the code generated by the commercial reluc compiler. Our compiler performs a basic, syntax-based mapping with minor optimizations, while the reluc compiler performs more aggressive optimizations. For these benchmarks, the 4 processing units cannot always be used. Since the scheduling for the 4 processing units enforces a lower frequency, the computation of small benchmarks with few equations or for benchmarks with many data dependencies can even be slower for more processing units.

Fig. 8 compares the generated code size for the KLP with code generated by different Lustre compilers: the Lustre v4 compiler from VERIMAG and the reluc compiler from SCADE.

### 7. Outlook

We have presented the KLP, a processor which is specially designed to execute synchronous dataflow programs in parallel. It directly supports clocks to determine which code must be executed in one tick, and it supports the synchronous execution of parallel equations. We also showed the compilation process from Lustre and Scade into the KLP-assembler. Experiments show that the execution times are competitive with the compilation from Scade. However, the efficiency of the processor description needs to be improved. The simple architecture of the KLP allows easy timing analysis.

One problem in modern processor design is the latency of memory access. Processors can execute instructions faster than they can be transferred from the instruction ROM. We do not address this problem here. One possible way to cope with this problem is to introduce an instruction cache. To simplify the performance estimation, the cache should be aware of the registers, hence it should catch instructions for each register independently. To reduce hardware usage,
we could distinguish between valued registers and boolean registers, which hold clocks. This can be done easily, since the register kind is fixed for each instruction.

Also for the compilation are many optimizations possible. For example, to force initialization, clocks often have the form \( \text{true} \rightarrow C \) where \( C \) is some input. So far, we copy the input in each tick but the first. Instead, we could simply change the clock-register after the initialization. So far, the compiler requires one register for each flow in the Lustre program. If a program needs more registers than available in the KLP, the compiler could implement these by combining clocks and implement clocks by conditionals, as it is done by the compilation from Lustre to common processors.

8. REFERENCES