Page History

...

The following table provides an overview of all available layout processors and the slots they can be placed in. Note that a processor may appear in more than one slot. Within each slot, processors are ordered by theirs dependencies on each other.

Slot	Processor	Tested
Before phase 1	Compound Cycle Processor Graph Transformer Comment Preprocessor Edge And Layer Constraint Edge Reverser
Before phase 2	Big Nodes Processor Label Dummy Inserter
Before phase 3	Layer Constraint Processor Hierarchical Port Constraint Processor Compound Dummy Edge Remover Long Edge Splitter Port Side Processor Label Dummy Switcher Inverted Port Processor Self Loop Processor Port List Sorter North South Port Preprocessor
Before phase 4	Subgraph Ordering Processor In Layer Constraint Processor Hyperedge Dummy Merger Label Side Selector Label And Node Size Processor Node Margin Calculator Compound Side Processor
Before phase 5	Layer Size and Graph Height Calculator Hierarchical Port Dummy Size Processor Hierarchical Port Position Processor
After phase 5	Comment Postprocessor Hypernode Processor Hierarchical Port Orthogonal Edge Router Long Edge Joiner North South Port Postprocessor Label Dummy Remover Reversed Edge Restorer Compound Graph Restorer Graph Transformer End Label Processor

Contents

Table of Contents

maxLevel	2

...

Page tree

Versions Compared

Old Version 18

New Version 19

Key